Follow
Cosimo Antonio Prete
Cosimo Antonio Prete
Full Professor, University of Pisa
Verified email at ing.unipi.it
Title
Cited by
Cited by
Year
A real-time configurable NURBS interpolator with bounded acceleration, jerk and chord error
M Annoni, A Bardine, S Campanelli, P Foglia, CA Prete
Computer-Aided Design 44 (6), 509-521, 2012
752012
A trace-driven simulator for performance evaluation of cache-based multiprocessor systems
CA Prete, G Prina, L Ricciardi
IEEE Transactions on Parallel and Distributed Systems 6 (9), 915-929, 1995
581995
Analysis of static and dynamic energy consumption in nuca caches: Initial results
A Bardine, P Foglia, G Gabrielli, CA Prete
Proceedings of the 2007 workshop on MEmory performance: DEaling with …, 2007
562007
Graphical design of distributed applications through reusable components
A Bartoli, P Corsini, G Dini, CA Prete
IEEE Parallel & Distributed Technology: Systems & Applications 3 (1), 37-50, 1995
541995
Way adaptable D-NUCA caches
A Bardine, M Comparetti, P Foglia, G Gabrielli, C Prete
International Journal of High Performance Systems Architecture 2 (3-4), 215-228, 2010
342010
Leveraging data promotion for low power D-NUCA caches
A Bardine, M Comparetti, P Foglia, G Gabrielli, CA Prete, P Stenström
2008 11th EUROMICRO Conference on Digital System Design Architectures …, 2008
342008
Trace factory: Generating workloads for trace-driven simulation of shared-bus multiprocessors
R Giorgi, CA Prete, G Prina, L Ricciardi
IEEE Concurrency 5 (4), 54-68, 1997
281997
A power-efficient migration mechanism for D-NUCA caches
A Bardine, M Comparetti, P Foglia, G Gabrielli, CA Prete
2009 Design, Automation & Test in Europe Conference & Exhibition, 598-601, 2009
272009
Relating GSR signals to traditional usability metrics: Case study with an anthropomorphic web assistant
P Foglia, CA Prete, M Zanda
2008 IEEE Instrumentation and Measurement Technology Conference, 1814-1818, 2008
272008
Evaluation of leakage reduction alternatives for deep submicron dynamic nonuniform cache architecture caches
A Bardine, M Comparetti, P Foglia, CA Prete
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (1), 185-190, 2013
262013
Improving power efficiency of D-NUCA caches
A Bardine, P Foglia, G Gabrielli, CA Prete, P Stenström
ACM SIGARCH Computer Architecture News 35 (4), 53-58, 2007
262007
A nuca model for embedded systems cache design
P Foglia, D Mangano, CA Prete
3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005., 41-46, 2005
262005
Multibug: Interative Debugging in Distributed Systems
P Corsini, CA Prete
IEEE Micro 6 (3), 26-33, 1986
241986
The ChARM tool for tuning embedded systems
CA Prete, M Graziano, F Lazzarini
IEEE Micro 17 (4), 67-76, 1997
231997
PSCR: a coherence protocol for eliminating passive sharing in shared-bus shared-memory multiprocessors
R Giorgi, CA Prete
IEEE Transactions on Parallel and Distributed Systems 10 (7), 742-763, 1999
221999
An architecture to integrate IEC 61131-3 systems in an IEC 61499 distributed solution
S Campanelli, P Foglia, CA Prete
Computers in Industry 72, 47-67, 2015
212015
Web-based training on computer architecture: The case for JCachesim
I Branovic, R Giorgi, A Prete
Proceedings of the 2002 workshop on Computer architecture education: Held in …, 2002
212002
RST cache memory design for a highly coupled multiprocessor system
CA Prete
IEEE Micro 11 (2), 16-19, 1991
211991
A programmable debugging aid for real-time software development
B Lazzerini, L Lopriore, CA Prete
IEEE MICRO 6 (3), 34-42, 1986
201986
An inspection system for pharmaceutical glass tubes
P Foglia, CA Prete, M Zanda
WSEAS Transactions on Systems 14 (1), 123-136, 2015
192015
The system can't perform the operation now. Try again later.
Articles 1–20