Nicola Nicolici
Nicola Nicolici
Vahvistettu sähköpostiosoite verkkotunnuksessa ece.mcmaster.ca
Nimike
Viittaukset
Viittaukset
Vuosi
Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug
HF Ko, N Nicolici
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2009
2702009
Power-aware testing and test strategies for low power devices
P Girard, N Nicolici, X Wen
Springer Science & Business Media, 2010
2622010
Variable-length input Huffman coding for system-on-a-chip test
PT Gonciari, BM Al-Hashimi, N Nicolici
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2003
2472003
Scan architecture with mutually exclusive scan segment activation for shift-and capture-power reduction
P Rosinger, BM Al-Hashimi, N Nicolici
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2004
2282004
On using lossless compression of debug data in embedded logic analysis
E Anis, N Nicolici
2007 IEEE International Test Conference, 1-10, 2007
2192007
Low cost debug architecture using lossy compression for silicon debug
E Anis, N Nicolici
2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007
2142007
Post-silicon validation opportunities, challenges and recent advances
S Mitra, SA Seshia, N Nicolici
Design Automation Conference, 12-17, 2010
1792010
Improving compression ratio, area overhead, and test application time for system-on-a-chip test data compression/decompression
PT Gonciari, BM Al-Hashimi, N Nicolici
Proceedings 2002 Design, Automation and Test in Europe Conference and …, 2002
1782002
Distributed embedded logic analysis for post-silicon validation of SOCs
HF Ko, AB Kinsman, N Nicolici
2008 IEEE International Test Conference, 1-10, 2008
1722008
Resource-efficient programmable trigger units for post-silicon validation
HF Ko, N Nicolici
2009 14th IEEE European Test Symposium, 17-22, 2009
1452009
Design-for-debug for post-silicon validation: Can high-level descriptions help?
N Nicolici, HF Ko
2009 IEEE International High Level Design Validation and Test Workshop, 172-175, 2009
1332009
Automated trace signals identification and state restoration for improving observability in post-silicon validation
HF Ko, N Nicolici
2008 Design, Automation and Test in Europe, 1298-1303, 2008
1322008
Power-constrained testing of VLSI circuits
N Nicolici, B Al-Hashimi
Kluwer Academic Publishers, 2003
1322003
Functional scan chain design at RTL for skewed-load delay fault testing
HF Ko, N Nicolici
13th Asian Test Symposium, 454-459, 2004
1302004
Low power mixed-mode BIST based on mask pattern generation using dual LFSR re-seeding
PM Rosinger, BM Al-Hashimi, N Nicolici
Proceedings. IEEE International Conference on Computer Design: VLSI in …, 2002
732002
Minimisation of power dissipation during test application in full-scan sequential circuits using primary input freezing
N Nicolici, BM Al-Hashimi, AC Williams
IEE Proceedings-Computers and Digital Techniques 147 (5), 313-322, 2000
702000
Multiple scan chains for power minimization during test application in sequential circuits
N Nicolici, BM Al-Hashimi
IEEE Transactions on Computers 51 (6), 721-734, 2002
652002
Resource-constrained system-on-a-chip test: a survey
Q Xu, N Nicolici
IEE Proceedings-Computers and Digital Techniques 152 (1), 67-81, 2005
642005
Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip
P Rosinger, PT Gonciari, BM Al-Hashimi, N Nicolici
Electronics Letters 37 (24), 1434-1436, 2001
592001
Scan architecture for shift and capture cycle power reduction
PM Rosinger, BM Al-Hashimi, N Nicolici
17th IEEE International Symposium on Defect and Fault Tolerance in VLSI …, 2002
572002
Järjestelmä ei voi suorittaa toimenpidettä nyt. Yritä myöhemmin uudelleen.
Artikkelit 1–20